

Welcome to IEEE Xplore

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library



Your search matched **3** of **976857** documents.

A maximum of **3** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one in the text box.

Then click **Search Again**.

control and flow and instruction and executable and classification

[Search Again](#)

Results:

Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD**

1 Input/output operations for hybrid data-flow/control-flow systems

Evripidou, P.; Gaudiot, J.L.;

Parallel Processing Symposium, 1991. Proceedings., Fifth International, 30 April-2 May 1991

Page(s): 318 -323

[\[Abstract\]](#) [\[PDF Full-Text \(464 KB\)\]](#) **IEEE CNF**

2 A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog

Ohlsson, J.; Rimen, M.; Gunneflo, U.;

Fault-Tolerant Computing, 1992. FTCS-22. Digest of Papers., Twenty-Second International Symposium on, 8-10 July 1992

Page(s): 316 -325

[\[Abstract\]](#) [\[PDF Full-Text \(956 KB\)\]](#) **IEEE CNF**

3 Analyzing the working set characteristics of branch execution

Kim, S.P.; Tyson, G.S.;

Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium on, 30 Nov.-2 Dec. 1998

Page(s): 49 -58

[\[Abstract\]](#) [\[PDF Full-Text \(56 KB\)\]](#) **IEEE CNF**


[> home](#) [> about](#) [> feedback](#) [> login](#)

US Patent & Trademark Office



Try the *new* Portal design
Give us your opinion after using it.

Search Results

Search Results for: **[control flow and instruction and execution and update and classification]**
Found 541 of 121,350 searched.

Warning: Maximum result set of 200 exceeded. Consider refining.

Search within Results

 [> Advanced Search](#)
[> Search Help/Tips](#)

Sort by: [Title](#) [Publication](#) [Publication Date](#) [Score](#)

Results 1 - 20 of 200 [short listing](#)


1 2 3 4 5 6 7 8 9 10



-
- | | | |
|---|--|-----|
| 1 | Data-Driven and Demand-Driven Computer Architecture
Philip C. Treleaven , David R. Brownbridge , Richard P. Hopkins
ACM Computing Surveys (CSUR) January 1982
Volume 14 Issue 1 | 96% |
| 2 | A specification of Java loading and bytecode verification
Allen Goldberg
Proceedings of the 5th ACM conference on Computer and communications security
November 1998 | 91% |
| 3 | The priority-based coloring approach to register allocation
Fred C. Chow , John L. Hennessy
ACM Transactions on Programming Languages and Systems (TOPLAS) October 1990
Volume 12 Issue 4
Global register allocation plays a major role in determining the efficacy of an optimizing compiler. Graph coloring has been used as the central paradigm for register allocation in modern compilers. A straightforward coloring approach can suffer from several shortcomings. These shortcomings are addressed in this paper by coloring the graph using a priority ordering. A natural method for dealing with the spilling emerges from this approach. The detailed algorithms for a priority-based colori ... | 89% |
| 4 | Exceeding the dataflow limit via value prediction | 87% |


[> home](#) [> about](#) [> feedback](#) [> login](#)

US Patent & Trademark Office



Try the *new* Portal design
Give us your opinion after using it.

Search Results

Search Results for: [control flow and instruction and execution and update and classification]
Found 541 of 121,350 searched.

Warning: Maximum result set of 200 exceeded. Consider refining.

Search within Results


[> Advanced Search](#)
[> Search Help/Tips](#)

Sort by: [Title](#) [Publication](#) [Publication Date](#) [Score](#)

Results 1 - 20 of 200 [short listing](#)



1 2 3 4 5 6 7 8 9 10



- 1 [Data-Driven and Demand-Driven Computer Architecture](#) 96%

Philip C. Treleaven , David R. Brownbridge , Richard P. Hopkins
ACM Computing Surveys (CSUR) January 1982
 Volume 14 Issue 1
- 2 [A specification of Java loading and bytecode verification](#) 91%

Allen Goldberg
Proceedings of the 5th ACM conference on Computer and communications security
 November 1998
- 3 [The priority-based coloring approach to register allocation](#) 89%

Fred C. Chow , John L. Hennessy
ACM Transactions on Programming Languages and Systems (TOPLAS) October 1990
 Volume 12 Issue 4
 Global register allocation plays a major role in determining the efficacy of an optimizing compiler. Graph coloring has been used as the central paradigm for register allocation in modern compilers. A straightforward coloring approach can suffer from several shortcomings. These shortcomings are addressed in this paper by coloring the graph using a priority ordering. A natural method for dealing with the spilling emerges from this approach. The detailed algorithms for a priority-based colori ...
- 4 [Exceeding the dataflow limit via value prediction](#) 87%


[> home](#) [> about](#) [> feedback](#) [> login](#)

US Patent & Trademark Office



Try the *new* Portal design
Give us your opinion after using it.

Search Results

Search Results for: **[profile and execution and control and flow and instruction and encode]**
Found 350 of 121,350 searched.

Warning: Maximum result set of 200 exceeded. Consider refining.

Search within Results

[> Advanced Search](#)
[> Search Help/Tips](#)

Sort by: [Title](#) [Publication](#) [Publication Date](#) [Score](#)

Results 1 - 20 of 200 [short listing](#)



1 2 3 4 5 6 7 8 9 10



- 1 [Dynamic Adaptive compilation: An infrastructure for adaptive dynamic optimization](#) 92%
 Derek Bruening , Timothy Garnett , Saman Amarasinghe
 Dynamic optimization is emerging as a promising approach to overcome many of the obstacles of traditional static compilation. But while there are a number of compiler infrastructures for developing static optimizations, there are very few for developing dynamic optimizations. We present a framework for implementing dynamic analyses and optimizations. We provide an interface for building external modules, or clients, for the DynamoRIO dynamic code modification system. This interface abstracts awa ...
- 2 [System-level power optimization: techniques and tools](#) 92%
 Luca Benini , Giovanni de Micheli
ACM Transactions on Design Automation of Electronic Systems (TODAES) April 2000
 Volume 5 Issue 2
 This tutorial surveys design methods for energy-efficient system-level design. We consider electronic sytems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and storage units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survery ...
- 3 [Compile-time dynamic voltage scaling settings: opportunities and limits](#) 90%
 Fen Xie , Margaret Martonosi , Sharad Malik
ACM SIGPLAN Notices , Proceedings of the ACM SIGPLAN 2003 conference on

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show \\$ Numbers](#)[Edit \\$ Numbers](#)[Preferences](#)[Cases](#)**Search Results -**

Terms	Documents
reconfigur\$ near5 stor\$ near5 execut\$ and interpret\$	7

Database:

US Patents Full-Text Database
US Pre-Grant Publication Full-Text Database
JPO Abstracts Database
EPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

14 and encod\$

[Refine Search](#)[Recall Text](#)[Clear](#)**Search History****DATE:** Tuesday, October 14, 2003 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=USPT; PLUR=YES; OP=ADJ

<u>L22</u>	reconfigur\$ near5 stor\$ near5 execut\$ and interpret\$	7	<u>L22</u>
<u>L21</u>	L20 and (classif\$ near5 control\$ near4 flow\$)	2	<u>L21</u>
<u>L20</u>	L19 and control near5 flow\$	66	<u>L20</u>
<u>L19</u>	(updat\$ or modif\$) near5 class\$ same execut\$	347	<u>L19</u>
<u>L18</u>	L17 and l8	7	<u>L18</u>
<u>L17</u>	((717/168)!.CCLS.)	148	<u>L17</u>
<u>L16</u>	L14 and vend\$ and control\$	53	<u>L16</u>
<u>L15</u>	L14 and l13	0	<u>L15</u>
<u>L14</u>	sanden corporation.asn.	740	<u>L14</u>
<u>L13</u>	Matsumoto, Naoto.in.	4	<u>L13</u>
<u>L12</u>	Matsumoto.in.	6765	<u>L12</u>
<u>L11</u>	Naoto Matsumoto.in.	0	<u>L11</u>
<u>L10</u>	l8 and send\$ near5 (program\$ or software\$ or control program\$ or application\$) and reciev\$	0	<u>L10</u>
<u>L9</u>	L8 and host\$ near5 (send\$ or trasfer\$ or trasmit\$) near5 receiv\$	3	<u>L9</u>
<u>L8</u>	(rewrit\$ near5 control\$ near5 program\$)	363	<u>L8</u>
<u>L7</u>	(updat\$ near5 record\$ near5 class\$ near6 execut\$)	5	<u>L7</u>
<u>L6</u>	L5 and (recent\$ or current\$) near4 execut\$	1	<u>L6</u>
<u>L5</u>	L4 and (updat\$ or modif\$ or alter\$ or chang\$) near5 class	1	<u>L5</u>
<u>L4</u>	6226789.pn.	1	<u>L4</u>
<u>L3</u>	L2 and (updat\$ Or modif\$ or alter\$) near5 class\$	11	<u>L3</u>
<u>L2</u>	L1 and (recent\$ near5 execut\$)	16	<u>L2</u>
<u>L1</u>	(divid\$ or part\$ or separat\$ or classif\$) near5 (control near4 flow\$ near5 instruction\$)	97	<u>L1</u>

END OF SEARCH HISTORY